ASML débute la construction d’une nouvelle usine à Eindhoven
ASML于9月8日正式启动在荷兰埃因霍温（Eindhoven）新工业园区的建设，这是其在Brainport地区的第二个大型工业园。该项目被视为支撑公司未来扩张的重要基础设施，目标是为这家荷兰光刻设备龙头的持续增长提供产能、研发和配套空间。
按照规划，这一新园区最终可扩展至35万平方米，未来最多可创造2万个就业岗位。ASML此举反映出其对长期业务增长的预期，也显示出公司正进一步加码在荷兰本土、尤其是Brainport创新集群的布局。作为全球半导体制造关键设备供应商，ASML的扩产不仅关系到自身供应链和运营能力，也将对当地产业、人才吸引和区域经济带来显著影响。
ASML has officially begun construction of its second major industrial campus in the Brainport region of Eindhoven, marking a significant expansion for the Dutch lithography specialist. The company laid the foundation stone on 8 September for a site that could eventually cover 350,000 square metres and support as many as 20,000 jobs.
The new campus is intended to help ASML keep pace with its continued growth. By adding substantial industrial capacity in Eindhoven, the company is reinforcing its long-term presence in the Netherlands and deepening its role in the Brainport technology ecosystem, one of Europe’s most important high-tech manufacturing hubs.
The project underlines the scale of ASML’s expansion ambitions: the future site is designed not just as a factory, but as a large industrial campus capable of accommodating a major workforce and supporting the company’s production needs over time.
Le groupe a posé la première pierre de son deuxième grand campus industriel dans la région de Brainport, à Eindhoven. À terme, le site pourra s’étendre sur 350 000 m² et générer jusqu’à 20 000 emplois, afin d’accompagner la croissance du spécialiste néerlandais de la lithographie. ASML a officiellement lancé, le 8 septembre, la construction […]
Cet article ASML débute la construction d’une nouvelle usine à Eindhoven a été publié par VIPress.net.
ASML started construction of its second major industrial campus in Eindhoven (Brainport), expanding capacity for leading-edge lithography—critical to sustaining semiconductor manufacturing growth.
ASML — Dutch lithography equipment specialist; based in the Netherlands (Eindhoven/Brainport).
[Strongly track] — new fabs/capacity ramps can materially affect leading-edge chip supply timelines and downstream AI/compute availability.